Home » railML newsgroups » railml.interlocking » Correspondence IL:trackIL und IS:track (Modeling IL:trackIL)
Correspondence IL:trackIL und IS:track [message #3500] Fri, 07 March 2025 14:49 Go to previous message
Stéphane Kaloustian is currently offline  Stéphane Kaloustian
Messages: 8
Registered: September 2024
Junior Member
Dear railML Interlocking community,

In an interlocking / MMI view at SBB there exists three types of track:

  • A centralized track Element (with tvdSection) => example: track 5
  • A track Element whithout tvdSection (non centralized track) => example: track 46
  • A virtual track Element (for train routing) => example: track 64
IL:trackIL - railML 3 Wiki states: "trackIL has a 1:1-relation to a track element in functional infrastructure" and then "refersTo (1..1)" which have 2 different meanings:

  • One IL:trackIL corresponds to exactly one IS:track, and one IS:track shall not correspond to more than one IL:trackIL (in which case the drawing below is wrong)
  • Problem: in this case IS:track must be interrupted at every Signal, where the tvdSection has its boundaries. For this, an element of type "border" must be placed, because a trackBegin / trackEnd can only be located at switches / bufferStops / borders / crossings
  • An IL:trackIL must have one reference to an IS:track (in which case the drawing below is conform)
Please consider the images in the attached PDF file.

Questions:

  • Must there be a corresponding and identical "IS:track" element for each "trackIL" element?
  • If yes, how to model a virtual track element for which no physical track exists?
  • If yes, how is trackIS interrupted at tvdSection-boundaries? => border@type="track"?
  • Does it make sense to interrupt the "IS:track" element, even though this is only necessary from the point of view of the interlocking / control system?
Looking forward to your inputs and discussion,
Stéphane Kaloustian and Silvan Gruber
SBB Swiss Railways
 
Read Message
Read Message
Read Message
Previous Topic: Track and switch locks (Befahrbarkeitssperren)
Next Topic: [railML 3.2] Speed dependent overlaps
Goto Forum:
  


Current Time: Sun Feb 15 02:35:45 CET 2026